blob: a47fb229f2c6d0063d780fcc68d6ea0a7a47bf1c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
|
$date
Sun Dec 26 07:20:30 2021
$end
$version
GHDL v0
$end
$timescale
1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module cru $end
$upscope $end
$scope module cpu_test_bench $end
$var reg 1 ! clk $end
$scope module clock $end
$var reg 1 " clk $end
$var reg 1 # v $end
$upscope $end
$scope module cpu $end
$var reg 1 $ clk $end
$var reg 32 % pc[31:0] $end
$var reg 32 & pc_to_write[31:0] $end
$var reg 32 ' ins[31:0] $end
$var reg 32 ( mem_r_addr[31:0] $end
$var reg 32 ) mem_w_addr[31:0] $end
$var reg 32 * mem_r_data[31:0] $end
$var reg 32 + mem_w_data[31:0] $end
$var reg 1 , mem_read $end
$var reg 1 - mem_write $end
$var reg 1 . write_reg $end
$var reg 5 / r1[4:0] $end
$var reg 5 0 r2[4:0] $end
$var reg 5 1 w[4:0] $end
$var reg 32 2 wd[31:0] $end
$var reg 32 3 rd1[31:0] $end
$var reg 32 4 rd2[31:0] $end
$var reg 32 5 a[31:0] $end
$var reg 32 6 b[31:0] $end
$var reg 4 7 aluc[3:0] $end
$var reg 32 8 s[31:0] $end
$var reg 1 9 z $end
$scope module pc_reg $end
$var reg 1 : clk $end
$var reg 1 ; enable $end
$var reg 32 < w[31:0] $end
$var reg 32 = r[31:0] $end
$var reg 32 > v[31:0] $end
$upscope $end
$scope module reg $end
$var reg 1 ? clk $end
$var reg 1 @ enable $end
$var reg 5 A r1[4:0] $end
$var reg 5 B r2[4:0] $end
$var reg 5 C w[4:0] $end
$var reg 32 D wd[31:0] $end
$var reg 32 E rd1[31:0] $end
$var reg 32 F rd2[31:0] $end
$comment reg_file is not handled $end
$upscope $end
$scope module alu $end
$var reg 32 G a[31:0] $end
$var reg 32 H b[31:0] $end
$var reg 4 I aluc[3:0] $end
$var reg 32 J s[31:0] $end
$var reg 1 K z $end
$upscope $end
$scope module ram $end
$var reg 32 L r_data[31:0] $end
$var reg 32 M w_data[31:0] $end
$var reg 32 N r_addr[31:0] $end
$var reg 32 O w_addr[31:0] $end
$var reg 1 P read $end
$var reg 1 Q write $end
$comment memory is not handled $end
$var reg 1 R v $end
$var reg 1 S clk $end
$scope module clock $end
$var reg 1 T clk $end
$var reg 1 U v $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *
b00000000000000000000000000000000 +
0,
0-
0.
b00000 /
b00000 0
b00000 1
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 2
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 3
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b0000 7
b00000000000000000000000000000000 8
19
0:
1;
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU <
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU =
b00000000000000000000000000000000 >
0?
0@
b00000 A
b00000 B
b00000 C
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU D
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU E
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU F
b00000000000000000000000000000000 G
b00000000000000000000000000000000 H
b0000 I
b00000000000000000000000000000000 J
1K
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
0P
0Q
0R
0S
0T
0U
#200000
#2700000
1U
#5200000
1S
1T
0U
#7700000
0S
0T
1U
#10000000
1!
1"
1#
1$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
1:
b00000000000000000000000000000000 =
1?
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
#10100000
b00000000000000000000000000000100 &
1,
b00000000000000000000000000000100 <
1P
#10200000
b00111100000000010000000000000000 *
b00111100000000010000000000000000 L
1S
1T
0U
|
