1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
{ "options": { "ghdl_analysis": [ "-fsynopsys", "--workdir=build" ] }, "files": [ { "file": "counter_4.vhdl", "language": "vhdl" }, { "file": "full_adder_1.vhdl", "language": "vhdl" }, { "file": "test_bench.vhdl", "language": "vhdl" } ] }