blob: 4a95f0c461c86d6be89b3de40eee0de6d98951f1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
/*
* Copyright 2019 The libgav1 Authors
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef LIBGAV1_SRC_DSP_X86_MASK_BLEND_SSE4_H_
#define LIBGAV1_SRC_DSP_X86_MASK_BLEND_SSE4_H_
#include "src/dsp/dsp.h"
#include "src/utils/cpu.h"
namespace libgav1 {
namespace dsp {
// Initializes Dsp::mask_blend. This function is not thread-safe.
void MaskBlendInit_SSE4_1();
} // namespace dsp
} // namespace libgav1
#if LIBGAV1_TARGETING_SSE4_1
#ifndef LIBGAV1_Dsp8bpp_MaskBlend444
#define LIBGAV1_Dsp8bpp_MaskBlend444 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp8bpp_MaskBlend422
#define LIBGAV1_Dsp8bpp_MaskBlend422 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp8bpp_MaskBlend420
#define LIBGAV1_Dsp8bpp_MaskBlend420 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp8bpp_InterIntraMaskBlend8bpp444
#define LIBGAV1_Dsp8bpp_InterIntraMaskBlend8bpp444 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp8bpp_InterIntraMaskBlend8bpp422
#define LIBGAV1_Dsp8bpp_InterIntraMaskBlend8bpp422 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp8bpp_InterIntraMaskBlend8bpp420
#define LIBGAV1_Dsp8bpp_InterIntraMaskBlend8bpp420 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp10bpp_MaskBlend444
#define LIBGAV1_Dsp10bpp_MaskBlend444 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp10bpp_MaskBlend422
#define LIBGAV1_Dsp10bpp_MaskBlend422 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp10bpp_MaskBlend420
#define LIBGAV1_Dsp10bpp_MaskBlend420 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp10bpp_MaskBlendInterIntra444
#define LIBGAV1_Dsp10bpp_MaskBlendInterIntra444 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp10bpp_MaskBlendInterIntra422
#define LIBGAV1_Dsp10bpp_MaskBlendInterIntra422 LIBGAV1_CPU_SSE4_1
#endif
#ifndef LIBGAV1_Dsp10bpp_MaskBlendInterIntra420
#define LIBGAV1_Dsp10bpp_MaskBlendInterIntra420 LIBGAV1_CPU_SSE4_1
#endif
#endif // LIBGAV1_TARGETING_SSE4_1
#endif // LIBGAV1_SRC_DSP_X86_MASK_BLEND_SSE4_H_
|
